CellSs: Scheduling Techniques to Better Exploit Memory Hierarchy
نویسندگان
چکیده
منابع مشابه
Portable Techniques to Find Effective Memory Hierarchy Parameters
Application performance on modern microprocessors depends heavily on performance related characteristics of the underlying architecture. To achieve the best performance, an application must be tuned to both the target-processor family and, in many cases, to the specific model, as memory-hierarchy parameters vary in important ways between models. Manual tuning is too inefficient to be practical;...
متن کاملTuning Blocked Array Layouts to Exploit Memory Hierarchy in SMT Architectures
Cache misses form a major bottleneck for memory-intensive applications, due to the significant latency of main memory accesses. Loop tiling, in conjunction with other program transformations, have been shown to be an effective approach to improving locality and cache exploitation, especially for dense matrix scientific computations. Beyond loop nest optimizations, data transformation techniques...
متن کاملImpact of memory hierarchy on program partitioning and scheduling
In this paper we present a method for determining the cache performance of the loop nests in a program. The cache-miss data are produced by simulating the loop nest execution on an architecturally parameterized cache simulator. We show that the cache-miss rates are highly non-linear with respect to the ranges of the loops, and correlate well with the performance of the loop nests on actual targ...
متن کاملTechniques for Data Mapping and Buffering to Exploit Asymmetry in Multi-Level Cell (Phase Change) Memory
Phase Change Memory (PCM) is a promising alternative to DRAM to achieve high memory capacity at low cost per bit. Adding to its better projected scalability, PCM can also store multiple bits per cell (called multi-level cell, MLC), offering higher bit density. However, MLC requires precise sensing and control of PCM cell resistance, which incur higher memory access latency and energy. We propos...
متن کاملPortable Memory Hierarchy Techniques For PDE Solvers : Part I
I am taking the unusual step of writing an editorial foreword for this article. The main reason is that the article, the first of two parts, is highly pedagogical and therefore atypical for this column. The content of this first part is required for a full understanding, and appreciation, of the more application-focused second part, which will appear in the next issue of SIAM News. Additionally...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Scientific Programming
سال: 2009
ISSN: 1058-9244,1875-919X
DOI: 10.1155/2009/561672